Return to previous page Return to menu Go to next page

Table 3.2 shows the SCU system specifications.

Table 3.2 SCU system specifications
 No 
 items 
 specifications 
 Remarks 
 1 
 DSP 
 ・ 32bit × 32bit → 48bit 
・ 14MHz
・ Program RAM 32bit × 256word
・ DATA RAM 32bit × 64word × 4
・ With DMA instruction
 
 2 
 DMA 
 ・ 3ch for CPU, for DSP 1ch 
, 3 levels, 1 set of stacks
, can be activated by interrupt
, with indirect mode
 
 4 
 Interrupt control 
 (2ch) and 
・ Interrupt control from external terminal
 
 5 
 A-bus control 
 ・ A-bus (External bus) bus sizing 
, wait control
, burst size setting
, refresh control
 
 6 
 B-bus control 
 ・ B-bus (Internal bus) control 
 ・ VDP1, VDP2, SCSP only 


Return to previous page Return to menu Go to next page