Return to previous page ｜ Return to menu ｜ Go to next page

Figure 3.26 Effect of prefetch processing

Precharge insertion bit after write in CS0 space (2 [bit 30] in Figure 3.24)
A0WPC (W) A-Bus CS0 after Write Pre-Charge insert bit
After writing data to CS0 space, you can insert the unprocessed state for 1 clock. This bit determines whether the process is enabled or disabled. 1 means valid, 0 means invalid. This bit does not affect the operation after reading the CS0 space. Figure 3.27 shows the operation when this bit is set.

Figure 3.27 Timing when setting precharge insertion bit after writing

CS0 space post-read precharge insertion bit (3 [bit 29] in Figure 3.24)
A0RPC (W) A-Bus CS0 Read Pri-Charge insert bit
After reading the CS0 space data, you can insert the unprocessed state for one clock. This bit determines whether the process is enabled or disabled. 1 means valid, 0 means invalid. This bit does not affect the operation after writing the CS0 space. Figure 3.28 shows the operation when this bit is set.
∙ Depending on the type of device, there are things that are required for a certain period until CS is set to Low after CS is set to High, so this bit is set. Do the same for writing.

Return to previous page ｜ Return to menu ｜ Go to next page