Return to previous page Return to menu Go to next page

Specify the start address of the line scroll table on VRAM.

 N0LSTA18 to N0LSTA16 
 1800A0H 
 bits 2-0 
 NBG0 (upper bit) 
 N0LSTA15 to N0LSTA1 
 1800A2H 
 bit 15 ~ 1 
 For NBG0 (lower bit) 
 N1LSTA18 to N1LSTA16 
 1800A4H 
 bit 2 ~ 0 
 NBG1 (upper bit) 
 N1LSTA15 to N1LSTA1 
 1800A6H 
 bit 15 ~ 1 
 NBG1 (lower bit) 

● Line color screen table address

● Line color screen table address

Line color screen color mode bit : LNCL color mode bit (LCCLMD), bit 15

Specify the color mode of the line color screen.

 LCCLMD 
 Line color screen color 
 0 
 Make a single color 
 1 
 Specify line by line 

Line color screen table address bit : LNCL table address bit (LCTA18 to LCTA0)
Specify the start address of the line color screen table on VRAM.

 LCTA18 ~ LCTA16 
 1800A8H 
 bits 2-0 
 
 LCTA15 to LCTA0 
 1800AAH 
 bit 15 ~ 0 
 

● Back screen table address


Return to previous page Return to menu Go to next page