Japanese
HARDWARE ManualSCU User's Manual
BackForward
SCU User's Manual/Chapter 1 Overview

■1.2 SCU mapping

SCU operates according to the map shown in Figure 1.3.

Figure 1.3 SCU mapping (cashe_address)

◆Cache hit behavior

When accessing an area that can be rewritten by a device other than the CPU, such as an I/O port, an external device's work RAM, or an SCU register, if the cache is hit, a value different from the actual value may be returned. there is. In such cases, you must access the cache-through area.
Figure 1.4 shows the operation when a cache hit occurs, and Figure 1.5 shows the cache-through mapping.

Figure 1.4 Explanation of operation at cache hit

Figure 1.5 SCU mapping (Cache_through_address)


BackForward
HARDWARE ManualSCU User's Manual
Copyright SEGA ENTERPRISES, LTD., 1997